A key element for future silicon IC technology development is the containment of electromigration -induced failure of Cu / low-k interconnects. Continued progress in meeting electromigration reliability requirements for future technology nodes will require a multi-faceted approach to the problem: first the development of effective process solutions to limit the impact of technology scaling on electromigration life-time reduction; and second, the provision of models of failure that are representative of circuit operation to determine realistic current-limiting design rules. We will show that process solutions involve limiting the rate of transport along interfaces and grain boundaries in the damascene trench architecture using metal capping layers and Cu alloys. Most models of electromigration failure have been developed using DC stress conditions, while circuits predominantly operate with non-DC (pulsed DC or AC) signals. Understanding the relationship between failure under DC and non-DC conditions is a necessary aspect of realistic reliability characterization. In this paper we review: our recent studies that establish the relationship between Cu microstructure, metallic capping and dilute Cu alloy additions and thereby identify effective scenarios for mitigation with technology scaling; and experimental studies of electromigration failure under non-DC stress that explore the physical mechanisms involved. Electromigration failure of interconnects has been a long-standing concern for the development of highly reliable integrated circuits (IC). Despite intense efforts following the first observation of electromigration -related failure of Al circuit interconnects in 1966, 1 it has proven impossible to find a robust process solution by material modification for either Al or the more recently introduced Cu metal system. It remains an issue that can only be partially mitigated with process solutions, and ultimately it is controlled at the circuit level by the use of current limiting design rules. There is a prevalent concern that this method of control of the rate of electromigration failure will be detrimental to circuit performance. Therefore, during technology development, a balance must be found to ensure circuit performance is maintained without seriously impairing electromigration reliability. Achieving this balance requires a thorough fundamental understanding of the factors that determine the efficacy of process mitigation techniques. Moreover, current limiting design rules are extrapolated from accelerated test data using models of the failure mechanism, and the models must accurately reflect the physical mechanisms of failure.
Electromigration failure of interconnects has been a long-standing concern for the development of highly reliable integrated circuits (IC). Despite intense efforts following the first observation of electromigration -related failure of Al circuit interconnects in 1966, 1 it has proven impossible to find a robust process solution by material modification for either Al or the more recently introduced Cu metal system. It remains an issue that can only be partially mitigated with process solutions, and ultimately it is controlled at the circuit level by the use of current limiting design rules. There is a prevalent concern that this method of control of the rate of electromigration failure will be detrimental to circuit performance. Therefore, during technology development, a balance must be found to ensure circuit performance is maintained without seriously impairing electromigration reliability. Achieving this balance requires a thorough fundamental understanding of the factors that determine the efficacy of process mitigation techniques. Moreover, current limiting design rules are extrapolated from accelerated test data using models of the failure mechanism, and the models must accurately reflect the physical mechanisms of failure.
For the most advanced Si process technologies currently being manufactured with Cu and low-k dielectrics, electromigration failure times have decreased rapidly with technology progression, adding urgency to the problem of assuring electromigration reliability. Fig. 1 shows the reduction in failure time for both long conductor lengths and for shorter lengths; 2, 3 for the latter, the Blech effect 4 is utilized to provide life-time enhancement. The failure mechanisms involved are independent of length, and so common solutions exist to improve failure times for both long and short length although additional optimization of the mechanical properties of interconnects must be implemented to recover the faster rate of reduction at short lengths. 3 It is well-established that the microstructure of the conductor is a prime determinant of the failure time by influencing the rate of electromigration transport, 5, 6 and by providing sites of electromigration flux divergence where voids may form. 7 Microstructure modification was relatively straightforward to achieve for Al interconnects, and was used extensively to improve electromigration reliability. 8 However, Cu interconnects use the damascene trench architecture, and the geometric constraints make substantial microstructure modification post z E-mail: aoates@tsmc.com -deposition difficult to achieve. The focus of mitigation techniques for Cu has, therefore, been to reduce the rate of electromigration transport along the Cu / capping dielectric interface and along grain boundaries.
Most interconnects operate under time-varying signal conditions and if electromigration under time-varying stress is well understood, more accurate current design rules can be used while maintaining a safe reliability margin. Extensive experimental investigations and modeling efforts have been made to characterize electromigration life-time and to understand failure mechanisms in Al metallization systems under non-DC conditions. [9] [10] [11] However, studies performed for Cu / low-k interconnect are very limited. It is important to determine if the same physical processes occur during non-DC stress, implying that the same failure time models can be used with suitable modifications to account for the non-DC current density.
Looking forward to 10 nm and beyond, it is clear that adequate mitigation of electromigration degradation will require both process modifications as well as a more in-depth understanding of the failure time models that are used to generate design rules. In this paper we will review our experimental progress in elucidating the relationship between electromigration failure and Cu microstructure since a detailed understanding of this is critical to the continued engineering of reliable interconnects. We then investigate the mechanisms responsible for failure with non-DC waveforms, and show that electromigration failure can be described by a common void growth model using the average of the time varying current waveform under both DC and non-DC stress conditions. This paper is organized as follows: in the next section we describe pertinent experimental details. Then, in Influence of Cu Microstructure on Electromigration Failure section we discuss measurements of the impact of Cu microstructure on the Cu drift velocity, which is the determining factor for electromigration reliability. In Improvement Strategies for the Drift Velocity section we describe process solutions to reduce the drift velocity and the scalability of these solutions to 10 nm and beyond. Finally in Electromigration Failure of Cu/Low-k Interconnects with Pulsed DC and AC Stress section we describe measurements of electromigration failure under non-DC stress conditions, and establish that the physical mechanisms of failure are identical to those operative under DC bias. 
Experimental
The studies described herein were performed with two metal level test structures that consisted of dual damascene Cu interconnects with low -k dielectrics, with k = 2.5. The Cu layers were electro-deposited following PVD deposition of a Cu seed layer. The Cu layer was capped following CMP either with a SiN -based dielectric layer or with a metallic layer, as described in subsequent sections. Cu alloys were formed by use of a seed layer containing the alloy element where doping of the Cu occurs by out-diffusion from the seed layer during the fabrication process.. The upper level metal layer had widths in the range 0.4-0.32 nm, while the lower level was at least 3 times as wide as the upper level; this design ensures that voids only form in the upper metal layer. The majority of experiments were carried out using single link test structures. However, particularly for lower temperatures, multi-link test structures, where identical links are placed in series, were used. 12 The electromigration tests were performed at temperatures between 300 and 125
• C. The drift velocity was determined from the linear rate of change of resistance due to the electromigration stress.
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Influence of Cu Microstructure on Electromigration Failure
Electromigration failure times, t f , for Cu are determined by void growth kinetics and are given by
where V c (L c ) is the volume (length) of the void required to cause failure, A s is the cross-sectional area of the conductor and v d is the drift velocity. As a result of manufacturing variability the conductor cross section area is a statistically distributed variable, while the void volume, since it varies between samples, is also statistically distributed. This expression can be used to accurately model complete electromigration failure distributions as a function of current density and conductor geometry, provided v d and the distributions of conductor geometry and V c are known. 15, 16 We shall discuss modeling of complete failure distributions in Electromigration Failure of Cu/Lowk Interconnects with Pulsed DC and AC Stress section. For Cu in the damascene configuration, the impact of technology scaling will depend on how decreasing feature size affects void volumes and the drift velocity. We have shown that void volumes measured during accelerated testing are independent of technology nodes 65 to 20 nm despite significant changes in the Cu microstructure in this range. 2 Therefore, failure times are controlled primary by the Cu drift velocity, which is determined by the nature of the diffusion pathways for the conductor, and is, therefore, sensitive to the details of the Cu microstructure. In the next section we discuss in detail how the Cu microstructure determines the drift velocity.
The drift velocity as a function of Cu microstructure.-The flux of atoms due to electromigration is given by:
where D eff is the effective diffusivity of the atoms, eZ* is the effective charge for electromigration, ρ is the resistivity of the conductor, N is the atom density, kT is the Boltzmann's constant and the temperature, v d is the average drift velocity of the atoms in the conductor, j is the current density. The j c is the critical current density for electromigration, which is defined by (j c L) = σ/eZ, where L is the stripe length, is the atomic volume, and σ is the maximum stress gradient induced by electromigration. A Cu damascene trench is lined on 3 sides by metallic barriers and capped with either a dielectric or a metallic layer, as shown in Fig. 2 . The effective diffusivity D eff will have contributions from all possible diffusion paths in the conductor. The D eff can be characterized as:
where the subscripts B, gb, S, I, and p denote bulk, grain-boundary, top surface, barrier interface, and pipe parameters, respectively; δ denotes grain-boundary or interface width, w is the line width, h is the line thickness, d is Cu grain size, and ρ disl is the dislocation density, A is the cross section area of dislocation, and n B , δ I (2/W+1/h), δ S /h, and δ gb /d are the fractions of atoms diffusing along the bulk, interface, surface, and grain boundary, respectively. It is known that lattice diffusion is significantly less than grain boundary diffusion and so we neglect it here. For Cu/dielectric interface diffusion, we assume
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Cu conductor that diffusion along single-crystal regions is much faster than regions where grain boundaries intersect the Cu surface. Recent studies have shown that Cu atoms moving along surfaces are significantly slowed at grain boundary triple points (i.e. where grain boundaries intercept the surface). 17 Measurements of electromigration along the Cu/TaN interface have indicated large activation energy (∼1.4 eV), 18 and so we neglect contributions to electromigration from this interface.
In general, the Cu conductor has a near-bamboo grain structure, being composed of single-crystal and polycrystalline segments in series. The polycrystalline length fraction,
where L p and L s are the mean polycrystalline and single-crystal length (Fig. 3) , is determined by the trench width. Due to the difficulty of growing grains in narrow trenches, microstructure is increasingly polycrystalline with feature size reduction. Experimentally we observe that the grain size d, scales proportionally to the trench width, as shown in Fig. 4 . It might be expected that electromigration in this structure would be rate limited by the slowest transport mechanism i.e. there would be a diffusion bottleneck. The probability of the bottleneck forming depends on the relative diffusivity in the polycrystalline and single crystal segments and the relative lengths of each adjacent segment. Bottleneck formation is promoted by large differences in diffusivity and segment lengths (single crystal diffusivity grain boundary diffusivity, and single crystal length > polycrystalline length). Such a situation appears to occur in Al/SiO 2 conductors, where the measured v d is insensitive to the details of near-bamboo microstructure. 19 However, for Cu/low-k, it is not obvious that a similar situation occurs since diffusion in the single crystal region will occur along the Cu/cap layer interface. The activation energy difference for diffusion in the Cu single crystal compared to grain boundaries is, therefore, likely to be smaller than for Ai/SiO 2 , since in the latter single crystal transport appears to be controlled by lattice diffusion.
In the absence of a bottleneck the average drift velocity, v dav , determines the overall flow of atoms: where v gb is the grain boundary drift velocity in the polycrystalline region, and v S is the drift velocity in the single-crystal region. In (4)
For the polycrystalline regions, we only consider diffusion along grain boundaries and in the single crystals we consider only the Cu/cap interface. Fig. 5a shows the measured drift velocity in Cu exhibits a strong dependency on microstructure, which is not consistent with the operation of a diffusion bottleneck. The experimental data can be fit using a grain boundary activation energy, E agb = 0.84 eV and interface activation energy, E as = 0.95 eV. The value for E agb is consistent with the reported range of E agb for thin-film and bulk samples. 21, 22 Measurement of the activation energy down to a temperature of 125
• C (Fig. 5b) with a high polycrystalline fraction p = 0.95 gives E agb = 0.85 eV, which is close the value of 0.84 eV predicted by (4) since for this value of p we anticipate v dav = v gb . For p < 0.7, interface electromigration is dominant, but v dav exhibits an order of magnitude increase for 0.9 > p > 0.7 at typical accelerated test temperatures as grain boundaries increasingly dominate electromigration. It is this increase in v d with decreasing trench width that is primarily responsible for the decrease in experimentally observed failure times shown in Fig. 1 . Process solutions to improve electromigration reliability have, therefore, been focused on decreasing the drift velocity to recover the deleterious effect of the evolution of the Cu grain structure. In the next section we discuss the mitigation strategies that are employed to reduce v d . Table I .
Improvement Strategies for the Drift Velocity
Metallic capping of Cu.-To reduce the rate of electromigration along the Cu/dielectric cap layer interface it has proved beneficial to replace the dielectric cap with a metal cap layer. 23 With a suitable choice of metallic layer, the adhesive energy at the interface can be significantly increased and this has been suggested to slow the rate of interfacial electromigration of Cu. The most commonly used metal cap layers are either an electro-deposited CoWP alloy, 24, 25 or Cu silicide.
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Self-formed Cu-Silicide cap.-Cu silicide was deposited on the surface of the trench using a self-forming process. 27 Detailed grain structure measurements were not performed, but we infer that silicide formation does not impact grain structure since the latter is already defined by the prior Cu ECP deposition and CMP processes. Table I . Adequate fitting of the data require an E as = 1.05 eV, and E agb of 0.96 eV. Both of these values are increased compared to pure Cu. The increase in E agb suggests segregation of silicon to the grain boundaries occurs during processing. It would appear, therefore, that the presence of the silicide reductes the rate of transport at the Cu interface and also reduces grain boundary transport. CoWP cap.-Cobalt tungsten phosphide (CoWP) films with thickness in the range of 50∼100 Å were formed using an electro-less wet deposition process. 24 We did not perform detailed measurements of the chemical composition at the barrier -Cu interface, but others have shown that Co can accumulate in the vicinity of the Cu/barrier interface. 28 Co is not expected to be present in any significant quantity in the bulk of the Cu film due to its extremely small solubility. 29 Grain structure measurements were not performed following processing but we anticipate that the CoWP process has little impact on grain growth Table I .
and assume that grain structures are equivalent to those of Cu with the same trench width. The impact of the CoWP layer on v d depends strongly on p. Fig. 7 shows that for p = 0.84 the presence of the CoWP capping layer has no discernible impact on v d , and E agb = 0.84 eV accurately describes the data. These data indicate that the CoWP layer does not perturb the composition of grain boundaries. However, a significantly lower v d was observed for the CoWP structure at p = 0.66, where Cu/cap interface transport dominates. At this value of p, the increase in the rate of resistance of the samples was so low that it was difficult to experimentally determine E a . We obtained a fit of (4) to a single data point at 300
• C using an Cu/metallic cap interface pre-factor that was a factor of 10 lower than for the Cu/dielectric cap interface and an E as = 1.2 eV (Table I ). An E as >1.3 eV for a CoWP cap in a temperature range of 300 to 350
• C has been reported by others. 30 Thus, we conclude that the CoWP cap layer only modifies diffusion at the Cu/cap interface, and has no impact on grain boundary transport. Our findings are in agreement with other findings of electromigration in CoWP capped Cu trenches.
31
Dilute Cu alloys.-The mechanisms whereby dilute alloys exhibit improved (reduced) rates of electromigration transport are wellestablished. 32 The impurity atoms in the grain boundary pair with a vacancy if such a situation is energetically favorable, and the impurity vacancy complex reduces the concentration of free vacancies in the boundary, which reduces the mobility of the host atoms. The segregation of the impurity atoms to grain boundaries in metals tends to increase the grain boundary diffusion activation energy for host metal atoms by the impurity -vacancy binding energy. In the following sections we discuss experimental measurements of the drift velocity for several dilute Cu alloys. CuAl alloys.-CuAl samples were fabricated by depositing a Cu seed layer containing atomic percentages of Al in the range of 0.25%∼0.5% following the deposition of the Ta-based trench liner. Auger Electron Spectrum surface analysis showed the segregation of Al at the top surface of a trench, with a measured atomic percentage of 3.4%. No segregation was evident at the trench sidewalls, and our measurements did not reveal obvious segregation at grain boundaries, but others have indicated that this may occur. TEM analysis of several CuAl samples indicated identical grain structure to Cu. Table I . An overall fit gives E agb = 0.87 eV, which is 0.03 eV larger than that for pure Cu. The pre-factor for grain boundary diffusion, Z*D gb δ gb , to within the accuracy of the measurements, was unaffected by the presence of Al. The interface E as extracted from the data is 0.95 eV, which is identical to that for pure Cu, while the pre-factor for interface diffusion is reduced compared to Cu. Therefore, the presence of Al impurities retards the rate of Cu transport in grain boundaries as a result of the formation of Al-vacancy complexes, and also reduces the rate of transport at the Cu / dielectric interface.
An important consideration is whether the beneficial effects of Cu alloys and metallic caps can be simultaneously realized to reduce the rate of electromigration. To this end we performed an experiment where we used a CuAl alloy together with a silicide cap. Fits of (4) to the data reveal ( Table I) that there is a reduction in the grain boundary component of transport that is larger than anticipated for CuAl with a dielectric cap layer, and the grain boundary E agb ∼ 0.95 eV and Z*D gb δ gb , are typical of Si doping as observed with a silicide cap. There also appears to be a reduction of the Cu/cap interface Z*D s δ s of this structure compared to that for pure Cu with a silicide cap, which suggests that the Al dopant is also impacting transport along the Cu/silicide interface in a similar manner to that we observe in for the Cu/dielectric cap interface. Thus, it would appear that both alloying and metallic capping could be combined to separately optimize for reliability across the geometry ranges encountered in practical situations. CuMn alloys.-Mn addition was accomplished by inclusion of the Mn in the Cu seed layer at atomic percentages in the range 0.5% to 1%. The Cu was capped with a SiN based dielectric layer. Profiles of the distribution of Mn following processing using energy dispersive X-ray spectroscopy (EDS) revealed that significant segregation of Mn occurred at the interface between the Cu and trench barrier layer (Fig. 10) . There was some evidence of Mn accumulation at the trench surface, but the latter appeared to be only slightly above the Figure 10 . Profiles of the distribution of N and Mn using line scan energy dispersive X-ray spectroscopy (EDS) for typical Cu trenches used in this study before electromigration stress. The EDS profile is taken in the vertical direction along the white line show in the center trench. The N trace has a peak at the surface due to the dielectric cap layer while the Mn has a peak at the bottom of the trace. This indicates that a proportion of the Mn has segregated to the trench liner during processing. Fig. 12 shows the temperature dependency of v d with p = 0.92, and is characterized by an activation energy for grain boundary diffusion E agb = 1.015 ± 0.035 eV, which is 0.18 eV larger than that for Cu of 0.84 eV. The implication is that Mn strongly reduces electromigration along grain boundaries.
Fitting of the experimental data of Fig. 11 to the drift velocity model allows the grain boundary and interfacial diffusion components to be separately determined. The best fit to the Cu(Mn) data was obtained with grain boundary and interface diffusion parameters given in Table I . The grain boundary diffusion activation energy for CuMn E agb = 1.05 eV estimated from this fit is consistent with the value extracted directly from the temperature dependency of the drift velocity shown in Fig. 12 . On the other hand an interface activation energy E as = 0.95 eV was extracted for the CuMn alloy, essentially identical to pure Cu, while the interface diffusion pre-factor is reduced by less than a factor of 2 compared to Cu. The increase in the grain boundary diffusion activation energy of CuMn may be understood to be the result of the segregation of the impurities to the grain boundaries during processing, even though the concentration is not high enough to produce a signal in the physical analysis. Therefore, this implies there is a vacancy binding energy of ∼0.2 eV for Mn in Cu grain boundaries. The pre-factor for grain boundary diffusion in the CuMn alloy is increased by an order of magnitude compared to pure Cu. This is consistent with observations for other metals where the diffusion pre-factor is correlated to the activation energy due to long-range stress fields associated with diffusing species. 33, 34 We find no significant impact of Mn on diffusion along the Cu / dielectric interface. In this respect CuMn differs from CuAl, where a measurable reduction in the rate interfacial diffusion is observed. The segregation of Al is evident at the Cu surface at similar doping concentration as the Mn impurity used here, and this segregation may explain the reduced interfacial diffusion in the CuAl alloy. This suggests that Mn may also influence interfacial diffusion if the doping level is sufficient to cause accumulation at the Cu / dielectric cap interface. 35 Scalability of solutions to 10 nm.-As a result of the increasing polycrystalline length fraction with technology scaling, modification of the top Cu interface with a metallic layer alone will not provide a scalable electromigration solution suitable for application at the 10 nm node and below, and Cu alloys are necessary to sufficiently reduce the Cu drift velocity. Fig. 13 compares measured v d for pure Cu and CuAl and CuMn alloys as a function of the polycrystalline length ratio, p, and shows that at minimum feature sizes (large p) pure Cu and CuAl will not provide sufficiently low v d to meet the requirements of the 10 nm node. CuMn appears to be scalable to 10 nm, but its applicability at finer geometry remains to be determined.
Recent studies at the 22 nm node have indicated the potential benefit of a combined CVD-Co cap layer and trench barrier layer for improved electromigration performance 36 that is scalable 10 nm and below. Based on the previous discussions we assume the drift velocity is again determined by grain boundaries rather than the top Cu interface at these geometries, and doping of Cu grain boundaries with Co is the cause of the improved v d . Failure times under accelerated conditions are increased by about a factor of 100, and the experimental data suggest a high activation energy of ∼1.7 eV for failure times. 
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Electromigration Failure of Cu/Low-k Interconnects with Pulsed DC and AC Stress While electromigration testing of interconnects is performed almost exclusively with DC constant currents, most circuit interconnects operate under time varying signal conditions. Extensive experimental investigations and modeling efforts have been performed to characterize electromigration life-time, and to understand failure mechanisms in Al metallization systems under non-DC conditions. [37] [38] [39] [40] Based on these studies, for non-DC signals it has been proposed that failure is governed by an effective current density, j eff , given by the average:
where r is the duty ratio (on-time fraction of a waveform cycle), j p is the peak height of the signal, positive and negative refer to direction of current flow within the waveform cycle, and R is a factor that accounts for the possibility of incomplete recovery of electromigration damage upon current reversal. The physical process that dominates failure determines the parameter m: for nucleation limited failure m = 2 is expected theoretically, while m = 1 is anticipated for failure dominated by void growth. Experimental pure -AC stress data on Al interconnects has produced conflicting conclusions about damage recovery: some studies do not show failures occurring during AC stress, suggesting complete healing (R = 1); other studies observe failures and suggest R ∼ 0.9. However, studies performed for Cu / low-k are very limited, with a recent study indicating only partial recovery of damage. 41 Here, we investigate AC and pulsed DC (PDC) stress effects in Cu / low-k and demonstrate that the average current model accurately describes failure under both conditions while complete recovery of electromigration damage occurs during negative cycles. Furthermore we observe m = 1 to accurately describe the duty ratio dependency of failure during PDC stress, suggesting that void growth is the dominant mechanism in the failure process i.e. the same physical processes dominate the failure process for both DC and non-DC stresses
We first performed experiments to determine the value of R in (2) by stressing samples under pure AC conditions. These experiments were performed with a two-level structure where vias were located at both ends of a 250 μm long line. The width of lower metal level is at least 3× wider than that of the upper level conductors, which were 45 nm wide. Stressing was carried out with electron flow from the lower to the upper level of metal (upstream electron flow) so that failure only occurred in the narrow upper layer. Fig. 14 shows the relative resistance change verses time under pure AC (|j p +| = |j p −|) and DC stress conditions for comparison. No resistance increases are observed under AC stress conditions implying that AC failure times were at least a factor of 100 larger than under DC stress with the same magnitude current. Our results are consistent with full damage recovery during the AC stress i.e. R = 1; however, because of the finite time of our experiments, a lower limit of R > 0.95 can be implied if we consider the termination time of the experiment as a "failure time".
To determine the duty ratio exponent, m, we performed PDC experiments where both r and j p were varied to produce a constant average current i.e j avg = rj peak = DC. The normalized median time to fail (MTF) versus r is shown in Fig. 15 . The failure times are clearly consistent with the average current density model of failure, and imply that m = 1. This suggests that failure is dominated by void growth kinetics, and is consistent with the failure mechanism that is observed during DC stress experiments. In these experiments where peak currents are varied, care must be taken to avoid artifacts induced by Joule heating. To avoid this problem, we limited the range of measurement to r = 0.5 where the temperature increase of the stressed line was no larger than 3
• C. To confirm our conclusions about damage recovery and the voiding mechanism we performed additional AC stress measurements where a DC offset was included i.e. the stress consisted of an AC waveform with a positive DC bias, |j p +| > |j p −|. Failures were observed in the offset AC experiments and Fig. 16 shows the lognormal failure time distributions for DC, PDC (where j p − = 0), and offset AC experiments where a positive peak current density of 4 MA/cm 2 was used. Resistance change with time for the samples with the offset AC current are identical to DC and PDC stresses. The normalized MTF versus the ratio of j p +/ j p − are plotted in Fig. 17 , where j p +/ j p − = 0 corresponds to PDC, and j p +/ j p − = -1 is pure AC. These data are clearly consistent with failure times being determined by void growth with complete recovery during the negative cycle i.e. MTF = C / r[j p + -j p − ], where C is a constant. For non-DC stress, the current density that is appropriate to describe failure is the average value (rj p ), and inserting this value into (1) gives for the failure time:
where we have written the void volume in terms of its length, L vi , depth d vi and width, w vi . H is a temperature dependent constant. Fig.  16 shows simulated failure distributions calculated using eqn. 6 where a normal distribution of j avg has been used, which is assumed to arise from normal variations in the geometry of the conductor width and thickness. The void volume is assumed to be independent of the stress conditions. Details of the simulation technique are given elsewhere. 42 Simulations were performed for both R = 1 and 0.95. While the agreement of the simulations with the experimental data is acceptable for both values, a more accurate fit is obtained with R = 1, which is consistent with complete damage recovery during negative cycles of the AC stress. Finally Fig. 18 shows a measured failure distribution and the corresponding Monte-Carlo simulation using (6) for a conductor Figure 18 . Measured failure distribution (symbols) for a conductor with a length of 25 μm, where a PDC current waveform with j p = 6 MA/cm 2 , r = 50% was applied at T = 300 • C. The corresponding Monte-Carlo simulation (line) uses Eq. 6 with an average current j avg = rj p = 6*0.5 = 3 MA/cm 2 and a critical current density j c = 3.5 MA/cm 2 .
with a short length of 25 μm, where a PDC current waveform with a r = 50% was applied. The peak current density was chosen so that the average current density was in the vicinity of the critical current density for this test structure. This failure distribution shows a saturation at long times, which is characteristic of conductors stressed under DC conditions in the vicinity of the critical current density. 16, 42 This confirms that the mechanism of failure under non-DC conditions is identical to that under DC bias for all current densities.
Conclusions
Continued progress in meeting electromigration reliability requirements for future technology nodes will depend on the implementation of effective process solutions, and the development of accurate models of failure upon which are built circuit design rules and guidelines. Technology scaling has resulted in significant changes to the microstructure of the Cu in the damascene trench, with the polycrystalline length fraction increasing significantly until it consumes almost the complete length at 28 nm and below. The change in microstructure leads to a significant increase in the Cu drift velocity as a result of an increasing number of grain boundaries, and a concomitant reduction in electromigration failure times. The increase in drift velocity may be recovered with process solutions that target the dominant transport mechanisms in these structures: metal Cu capping layers to reduce transport of the top Cu interface and dilute Cu alloy additions to reduce grain boundary transport. Grain boundaries will determine the rate of electromigration transport at the most advanced technology nodes, and we have identified alloy additions that are effective at reducing the drift velocity. In terms of failure time models, we have shown that electromigration failure of Cu under non-DC conditions, which is applicable to the majority of interconnects in a circuit, appears to occur with identical physical mechanisms as DC conditions. Failure times are determined by void growth, with the rate of failure being determined by the average current density of the waveform.
